Introduction The LatticeECP3™ Versa Evaluation Board allows designers to investigate and experiment with the features of the LatticeECP3 Field-Programmable Gate Array. The features of the LatticeECP3 Versa Evaluation Board can assist engineers with rapid prototyping and testing of their specific designs. The LatticeECP3 Versa Evaluation Board is part of the LatticeECP3 Versa Development Kit. The guide is intended to be referenced in conjunction with demo user’s guides to demonstrate the LatticeECP3 FPGA. e#,~,W.H
Figure 1. LatticeECP3 Versa Evaluation Board, Top Side @"Z7nJX
User Switches ?-tVSRKQ
Status LEDs dB+N\HBY
USB Programming y$3;$ R^
J3 – JTAG Interface Y3h/~bM%
J13 – JTAG Interface .`7cBsXH
On-Board Clock Management FSRm|
Expansion Connectors ATy*^sc&"
DDR3 Memory rJa$9B*^
SERDES Test SMA Connectors (ZL sB{r^
LED Display gORJWQv
GSRn & PROGRAMn Push-buttons XxDaz1
10/100/1000 RJ-45 Connections U~W?s(Cy%
PCI Express x1 `+t.!tv!
SPI Flash Configuration Memory [w\9as/ E
12V DC Power Input U `o^mtW.
Features • Half-length PCI Express form-factor – Allows demonstration of PCI Express x1 interconnection • Electrical testing of one full-duplex SERDES channel via SMA connections • USB-B connection for UART and device programming • Two RJ45 interfaces to 10/100/1000 Ethernet to GMII • On-board Boot Flash – 64M Serial SPI Flash • DDR3-1333 memory components (64Mb/x16) • Expansion mezzanine interconnection for prototyping • 14-segment alpha-numeric display • Switches, LEDs and displays for demo purposes • ispVM™ programming support • On-board reference clock sources I+ es8
3 +dBz`WD
LatticeECP3 Versa Evaluation Board User’s Guide rCS#{x
The contents of this user’s guide include top-level functional descriptions of the various portions of the evaluation board, descriptions of the on-board connectors, diodes and switches and a complete set of schematics. goJ|oi
Caution: The LatticeECP3 Versa Evaluation Board contains ESD-sensitive components. ESD safe practices should be followed while handling and using the evaluation board. LatticeECP3 Device This board features a LatticeECP3 FPGA with a 1.2V core supply. It can accommodate all pin-compatible LatticeECP3 devices in the 484-ball fpBGA (1mm pitch) package. A complete description of this device can be found in the LatticeECP3 Family Data Sheet. /)xlJUq
Note: The connections referenced in this document refer to the LFE3-35EA-8FN484C device. Applying Power to the Board The LatticeECP3 Versa Evaluation Board is ready to power on. The board can be supplied with power from a PCI Express host system or standalone with an external wall power module. hk/!
'd
The 12V DC input power source is fused with a surface mounted fuse, as noted in Table 1. 6{,HiY
Table 1. Board Power Supply Fuses – (See Appendix B, Figure 12) A~Xq,BxCV
Fuse Designator Description F1 12V Input Supply Fuse 8?*RIA.a
The board may be plugged into a host PC. Only plug the board into a PCI Express slot when the system is powered off. Once inserted, the PC can be safely powered on. c8Q]!p+Yp
Using the evaluation board outside of a PC chassis supply requires the factory-supplied wall supply module. Use of other supplies is not suggested. GME Technology’s GFP181DA-1215B-1 (or equivalent) is provided with the LatticeECP3 Versa Development Kit. l88A=iLgv
Figure 2. Power Distribution Scheme – (See Appendix B, Figure 12) _/S?#
SW -o+74=E8[?
3_3V, +3.3V, 1.35 A, Power Status LED D9 '!P"xBVAu
12_0V (5A fused) Power Status LED D13 &TG5rUUg
EN pG^}Xf2a
SW cECi')
SW 1_5V, +1.5V, 1.1 A, Power Status LED D11 EN u*7Z~R
VCC_CORE, +1.2V, 1.35 A, Power Status LED D10 SW ^uS/r#l
LDO SERDES 1_2V, +1.2V, 1A, Power Status LED D12 EN 2_5V, +2.5V, 1.1 A, Power Status LED D31 w[_x(Ojq;
Programming/FPGA Configuration The LatticeECP3 Versa Evaluation Board has a built-in download controller for programming the LatticeECP3 FPGA. The built-in module consists of a USB Type-B connector and a USB UART device. To use the built-in download cable, simply connect a standard USB cable (a USB-B to USB-A cable is included with the LatticeECP3 Versa Development Kit) from J2 to your PC (with ispVM System software installed). The USB hub on the PC will detect the addition of the USB function, making the built-in cable available for use with the ispVM System software. The USB cable is connected in parallel to J3 PY3ps2^K.