- Calibre LVS實作及report運用 (0篇回复)
- Mentor Graphics Calibre Verification User’s Manual 735pdf (0篇回复)
- 综合过程Design Compiler 92DOC (0篇回复)
- MIPS32™ Architecture For Programmers Volume I Introduction to th (5篇回复)
- 系统设计调查:ASIC重点 (0篇回复)
- 逻辑综合关键路径 (1篇回复)
- MIPS32™ Architecture For Programmers Volume II The MIPS32™ Ins (7篇回复)
- FPGA Synthesis with the Synplify ProÒ Tool (2篇回复)
- UMC 0.18mm Process High-Speed Dual-Port SRAM (HS-SRAM-DP) Generator User Manu (1篇回复)
- Table Lookup Delay Model Tutorial (3篇回复)
- Asynchronous & Synchronous Reset (1篇回复)
- NVIDIA深入大规模芯片设计全过程 (2篇回复)
- 数位系统实验 (2篇回复)
- Synthesizing DSP (1篇回复)
- RTL Coding Styles That Yield Simulation and Synthesis Mismatches (1篇回复)
- ASIC DESIGN METHODOLOGY (1篇回复)
- SystemVerilog - Is This The Merging of Verilog & VHDL (2篇回复)
- Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill (1篇回复)
- State Machine Coding Styles for Synthesis (1篇回复)
- ISSUES ON TIMING AND CLOCKING (0篇回复)
- Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Des (1篇回复)
- Verilog Coding Styles For Improved Simulation Efficiency (1篇回复)
- Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchr (0篇回复)
- Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized,Glit (0篇回复)
- A Proposal To Remove Those Ugly Register Data Types From Verilog (0篇回复)
- full_case parallel_case, the Evil Twins of Verilog (0篇回复)
- Motorola EKV v2.6 Parameter Extraction Tutorial (0篇回复)
- BSIM3v3 Key Parameter Extractions for Efficient Circuit Designs (0篇回复)
- Cadence Tutorial B Layout DRC Extraction and LVS Create (0篇回复)
- SYNOPSYS Chip Finishing Methodology In IC Compiler (2篇回复)
- Computer-Aided Design for Manufacturability (1篇回复)
- 集成电路CAD (1篇回复)
- Hercules 的物理验证 (2篇回复)
- DRC and LVS Command Files Status (2篇回复)
- LVS规则检查简要指南 (1篇回复)
- High-Level Synthesis of VLSIs (1篇回复)
- Digital IP Authoring (1篇回复)
- LVS的dracula查错流程 (0篇回复)
- CMOS Circuit Design, Layout, and Simulation 1214PDF (0篇回复)
- 版图设计 (0篇回复)
- Layout-based Logic Decomposition for Timing Optimization (0篇回复)
- IC產業的明日之星 -- IP (0篇回复)
- IC设计 (0篇回复)
- A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimizat (0篇回复)
- Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment (0篇回复)
- Integrating Logic Retiming and Register Placement (0篇回复)
- Performance-Optimal Clustering with Retiming for Sequential Circuits (0篇回复)
- Standard Cell Libraries (0篇回复)
- Circuit Simulation with HSPICE (0篇回复)
- A Hardware Implementation of the Blowfish Cipher (0篇回复)