我们从2011年坚守至今,只想做存粹的技术论坛。  由于网站在外面,点击附件后要很长世间才弹出下载,请耐心等待,勿重复点击不要用Edge和IE浏览器下载,否则提示不安全下载不了

 找回密码
 立即注册
搜索
查看: 444|回复: 0

Power Distribution System (PDS) Design!

[复制链接]

该用户从未签到

1万

主题

1292

回帖

2万

积分

管理员

积分
29577

社区居民最爱沙发原创达人社区明星终身成就奖优秀斑竹奖宣传大使奖特殊贡献奖

QQ
发表于 2013-3-29 18:24:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区

您需要 登录 才可以下载或查看,没有账号?立即注册

×
Introduction:
   FPGA designers are faced with a unique task when it comes to designing power distribution+ ?$ E0 [4 r' x# ]" p' C0 |
systems (PDS). Most other large, dense ICs (such as large microprocessors) come with very
specific bypass capacitor requirements. Since these devices are only designed to implement+ V. _2 j+ ]) n
specific tasks in their hard silicon, their power supply demands are fixed and only fluctuated! t5 p# Y& g2 F) b. E4 ^4 g
within a certain range. FPGAs do not share this property. Since FPGAs can implement an; S# Q4 o) J|+ v
almost infinite number of applications at undetermined frequencies and in multiple clock
domains, it can be very complicated to predict what their transient current demands will be.7 C; p2 g( O! l
Since exact transient current behavior cannot be known for a new FPGA design, the only1 F8 I5 O. a" V* z6 {* C
choice when designing the first version of an FPGA PDS is to go with a conservative worstcase
design.
Transient current demands in digital devices are the cause of ground bounce, the bane of highspeed
digital designs. In low-noise or high-power situations, the power supply decouplingC/ l6 n6 k9 |% q, X
network must be tailored very closely to these transient current needs, otherwise ground$ A5 v& L& V9 l" N
bounce and power supply noise will exceed the limits of the device. The transient currents in an
FPGA are different from design to design. This application note provides a comprehensive# V/ V- K$ o7 L+ c8 l& y1 l% e
method for designing a bypassing network to suit the individual needs of a specific FPGA1 s: d" Y' U5 X' m
design.& b: E8 ?- N# y7 Q1 n% u
The first step in this process is to examine the utilization of the FPGA to get a rough idea of its, B/ C& s- f2 U- P' `8 h( l( `0 P
transient current requirements. Next, a conservative decoupling network is designed to fit these
requirements. The third step is to refine the network through simulation and modification of
capacitor numbers and values. In the fourth step, the full design is built and in the fifth step it is4 p& g/ {7 X' E; m- FW) ~7 l( h: \: R
measured. Measurements are made consisting of oscilloscope and possibly spectrum analyzer+ t( w4 d$ P) `: z" y
readings of power supply noise. Depending on the measured results, further iterations through
the part selection and simulation steps could be necessary to optimize the PDS for the specificz5 Z/ F; }* Q: I- G5 E4 l
application. A sixth optional step is also given for cases where a perfectly optimized PDS is
needed.










Power Distribution System (PDS) Design.pdf



2007-9-17 09:11 上传
点击文件名下载附件





436.62 KB, 下载次数: 125
回复

使用道具 举报

您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

公告:服务器刚移机,
大家请不要下载东西。
会下载失败


Copyright ©2011-2024 NTpcb.com All Right Reserved.  Powered by Discuz! (NTpcb)

本站信息均由会员发表,不代表NTpcb立场,如侵犯了您的权利请发帖投诉

( 闽ICP备2024076463号-1 ) 论坛技术支持QQ群171867948 ,论坛问题,充值问题请联系QQ1308068381

平平安安
TOP
快速回复 返回顶部 返回列表