我们从2011年坚守至今,只想做存粹的技术论坛。  由于网站在外面,点击附件后要很长世间才弹出下载,请耐心等待,勿重复点击不要用Edge和IE浏览器下载,否则提示不安全下载不了

 找回密码
 立即注册
搜索
查看: 1105|回复: 0

[分享] [原创] TI TPS7H3301-SP耐辐射DDR端电源解决方案

[复制链接]

该用户从未签到

517

主题

3568

回帖

2142

积分

二级逆天

积分
2142

终身成就奖特殊贡献奖原创先锋奖

发表于 2019-5-14 09:47:10 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区

您需要 登录 才可以下载或查看,没有账号?立即注册

×


[原创] TI TPS7H3301-SP耐辐射DDR端电源解决方案

关键词:电源管理 DC/DC转换器 DDR3存储器
时间:2016-07-22 09:42:59       作者:TI       来源:中电网



TI公司的TPS7H3301-SP是内置了VTTREF缓冲器的TID和SEE耐辐射(65 MeV-cm[sup]2[/sup]/mg)双数据速率(DDR) 3A电源稳压器,和DDR,DDR2.DDR3,DDR4和低功耗JEDEC标准兼容,输出电压0.5V到1.75V,3A沉和源电流,精度±20-mV,主要用在如单板计算机,固态记录仪和有效载荷处理中的DDR端应用.本文介绍了TPS7H3301-SP主要特性,功能框图,典型应用电路以及TPS7H3301-SP评估板(EVM)主要特性,框图,电路图和材料清单.

The TPS7H3301-SP is a TID and SEE radiation-hardened double data rate (DDR) 3-A termination regulator with built-in VTTREF buffer. The regulator is specifically design to provide a complete, compact, low-noise solution for space DDR termination applications such as single board computers, solid state recorders, and payload processing.

The TPS7H3301-SP supports and is compliant to DDR, DDR2, DDR3, DDR4, and associated low-power JEDEC specifications. The fast transient response of the TPS7H3301-SP VTT regulator allows for a very stable supply during read/write conditions. During transients, the fast tracking feature of the VTTREF supply minimizes any voltage offset between VTT and VTTREF. To enable simple power sequencing, both an enable input and a power-good output (PGOOD) have been integrated into the TPS7H3301-SP. The PGOOD output is open-drain so it can be tied to multiple open-drain outputs to monitor when all supplies have come into regulation. The enable signal can also be used to discharge VTT during suspend to RAM (S3) power down mode.

TPS7H3301-SP主要特性:

5962R14288:
Radiation Hardness Assurance (RHA) Qualified to Total Ionizing Dose (TID) 100 krad(Si)
Single Event Latch-Up (SEL), Single Event Gate Rupture (SEGR), Single Event Burnout (SEB) Immune to LET = 65 MeV-cm[sup]2[/sup]/mg
SET, SEFI, SEU Immune to 65 MeV-cm[sup]2[/sup]/mg
Supports DDR, DDR2, DDR3, DDR3LP, and DDR4 Termination Applications and is Compliant to JEDEC Standards
Input Voltage: Supports a 2.5-V and 3.3-V Rail
Separate Low-Voltage Input (VLDOIN) Down to .9 V for Improved Power Efficiency[sup](2)[/sup]
3-A Sink and Source Termination Regulator Includes Droop Compensation
Enable Input and Power-Good Output for Power Supply Sequencing
VTT Termination Regulator
Output Voltage Range: 0.5 to 1.75 V
3-A Sink and Source Current
±20-mV Accuracy
Integrated Precision Voltage Divider Network With Sense Input
Remote Sensing (VOSNS)
VTTREF Buffered Reference
VDDQ/2 ±1% Accuracy
±10-mA Sink and Source Current
Undervoltage Lockout (UVLO), and Overcurrent Limit (OCL) Functionality Integrated

                               
登录/注册后可看大图

图1.TPS7H3301-SP功能框图

                               
登录/注册后可看大图

图2.TPS7H3301-SP典型应用电路图:2.5V VIN DDR3配置

TPS7H3301-SP评估板

TPS7H3301-SP source/sink Double Data Rate (DDR) termination regulator designed to support system needs for low noise applications.

Integrated solution with reduced system solution size, improved efficiency, and simple system design integration.

                               
登录/注册后可看大图

图3.TPS7H3301-SP评估板(EVM)外形图

TPS7H3301-SP评估板(EVM)主要特性:

• Input Voltage: Supports 2.5-V rail and 3.3-V rail
• VLDOIN, VDDQ voltage range: 0.9 V–3.5 V
• Build-in transient load switches (with both sinking and sourcing capability) to emulate the sink/sourcetransient behavior which helps to evaluate the dynamic performance. For ease of use, both load stepand transient timing can be modified by on-board resistors. Current information can also be monitoredonboard:
– DDR: 1.67 A sink/source transient load
– DDR2: 1.2 A sink/source transient load
– DDR3: 1.0 A sink/source transient load
– DDR4: 0.8 A sink/source transient load
• Jumper J22 (pins 1 and 2) for enable function
• Convenient test points for probing PGOOD, CLK_IN, and loop response testing
• 4-layer PCB with flexibility to use test socket as well as solder down IC.

TPS7H3301-SP评估板(EVM)典型应用:

• Radiation-tolerant DDR power applications
• Memory termination regulator for DDR, DDR2, DDR3, DDR4

                               
登录/注册后可看大图

图4.TPS7H3301-SP评估板(EVM)框图

                               
登录/注册后可看大图

图5.TPS7H3301-SP评估板(EVM)电路图(1)

                               
登录/注册后可看大图

图6.TPS7H3301-SP评估板(EVM)瞬板电路图
TPS7H3301-SP评估板(EVM)材料清单(BOM):

                               
登录/注册后可看大图


                               
登录/注册后可看大图


                               
登录/注册后可看大图

详情请见:
http://www.ti.com/lit/ds/symlink/tps7h3301-sp.pdf
http://www.ti.com/lit/ug/slvuak2/slvuak2.pdf

                               
登录/注册后可看大图
slvuak2.pdf

                               
登录/注册后可看大图
tps7h3301-sp.pdf
回复

使用道具 举报

您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

每日签到,有金币领取。


Copyright ©2011-2024 NTpcb.com All Right Reserved.  Powered by Discuz! (NTpcb)

本站信息均由会员发表,不代表NTpcb立场,如侵犯了您的权利请发帖投诉

( 闽ICP备2024076463号-1 ) 论坛技术支持QQ群171867948 ,论坛问题,充值问题请联系QQ1308068381

平平安安
TOP
快速回复 返回顶部 返回列表