ds_k4h51xx38f_fbga_rev11-3

512Mb F-die DDR SDRAM Specification

• V
DD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR333
• V
DD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency : DDR333(2.5 Clock), DDR400(3 Clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM for write masking only (x16)
• DM for write masking only (x4, x8)
• Auto & Self refresh
• 7.8us refresh interval(8K/64ms refresh)
• Maximum burst refresh cycle : 8
• 60Ball FBGA Lead-Free & Halogen-Free package
• RoHS compliant



ds_k4h51xx38f_fbga_rev11-3.pdf (373 KB, 下载次数: 0)

2016-6-29 08:51 上传

点击文件名下载附件